Instruction Scheduling and Register Allocation on ARM Cortex-M

Ko Stoffelen





Problem

How to write high-speed (assembly) code for microprocessors, when insufficient registers and slow memory loads are the bottleneck?



Problem

How to write high-speed (assembly) code for microprocessors, when insufficient registers and slow memory loads are the bottleneck?

Answer:

Proper instruction scheduling and register allocation, including efficient spill code generation



Problem

How to write high-speed (assembly) code for microprocessors, when insufficient registers and slow memory loads are the bottleneck?

Answer:

Proper instruction scheduling and register allocation, including efficient spill code generation

But how?



Old problems in CS

Instruction scheduling

Given program as CPU instructions, reorder them to minimize pipeline stalls (without changing semantics)



Old problems in CS

Instruction scheduling

Given program as CPU instructions, reorder them to minimize pipeline stalls (without changing semantics)

Register allocation

Given program as CPU instructions, assign physical registers to variables such that spilling overhead is minimized



Old problems in CS

Instruction scheduling

Given program as CPU instructions, reorder them to minimize pipeline stalls (without changing semantics)

Register allocation

Given program as CPU instructions, assign physical registers to variables such that spilling overhead is minimized

Problems are hard (NP-complete), intensively studied, and related



• Original idea in 1981 [CAC+81, Cha82], many improvements later



- Original idea in 1981 [CAC+81, Cha82], many improvements later
- Write program in SSA form to allocate live ranges

$$v1 = v1 + v0 \mapsto v1' = v1 + v0$$





- Original idea in 1981 [CAC+81, Cha82], many improvements later
- Write program in SSA form to allocate live ranges

$$v1 = v1 + v0 \mapsto v1' = v1 + v0$$



- Build interference graph G
 - Nodes represent live ranges
 - Edges represent interference between live ranges



- Original idea in 1981 [CAC+81, Cha82], many improvements later
- Write program in SSA form to allocate live ranges

$$v1 = v1 + v0 \mapsto v1' = v1 + v0$$



- Build interference graph G
 - Nodes represent live ranges
 - Edges represent interference between live ranges
- *n*-coloring exists if highest degree < n





```
while G has no n-coloring do
   while \exists v \in G with deg(v) < n do
       Remove v and its edges from G and push v on stack;
   end
   if G = \emptyset then
       while Stack \neq [] do
           Pop v from stack, add v back to G;
           Color v:
       end
   else
       Choose a node v to spill;
       Remove v and its edges from G;
   end
end
```



For example, n = 3.



Stack = []



For example, n = 3.



Stack = [a]



For example, n = 3.



 $\mathsf{Stack} = [a, c]$



For example, n = 3.



Stack = [a, c, b]



For example, n = 3.



Stack = [a, c, b, d]



For example, n = 3.

 $\mathsf{Stack} = [a, c, b, d, e]$



For example, n = 3.



Stack = [a, c, b, d]



For example, n = 3.



Stack = [a, c, b]



For example, n = 3.



 $\mathsf{Stack} = [a, c]$



For example, n = 3.



Stack = [a]



For example, n = 3.



Stack = []



• Double representation of graph



- Double representation of graph
- How to choose node to spill?



- Double representation of graph
- How to choose node to spill?
- How to choose color to use?



- Double representation of graph
- How to choose node to spill?
- How to choose color to use?
- Many improvements
 - Rematerialization
 - Live range splitting

- Double representation of graph
- How to choose node to spill?
- How to choose color to use?
- Many improvements
 - Rematerialization
 - Live range splitting
- But still:
 - Multiple passes through program
 - Graph often rebuilt



• Chaitin-Briggs too slow for JIT



- Chaitin-Briggs too slow for JIT
- Linear scan by Poletto and Sarkar [PS99]



- Chaitin-Briggs too slow for JIT
- Linear scan by Poletto and Sarkar [PS99]



- Chaitin-Briggs too slow for JIT
- Linear scan by Poletto and Sarkar [PS99]

```
L = \text{list of live ranges, sorted by start point;}

A = \text{list of allocated active live ranges;}

foreach l \in L do

Remove expired live ranges from A, if any;

if length(A) = n then

Choose live range l' \in A that ends furthest away;

Spill l', remove l' from A;

end

Allocate l, add l to A;

end
```



- Chaitin-Briggs too slow for JIT
- Linear scan by Poletto and Sarkar [PS99]

```
 \begin{array}{l} \mathcal{L} = \text{list of live ranges, sorted by start point;} \\ \mathcal{A} = \text{list of allocated active live ranges;} \\ \textbf{foreach } l \in \mathcal{L} \ \textbf{do} \\ \\ \hline \textbf{Remove expired live ranges from A, if any;} \\ \textbf{if } length(A) = n \ \textbf{then} \\ \\ \hline \textbf{Choose live range } l' \in A \ \textbf{that ends furthest away;} \\ \hline \textbf{Spill } l', \ \textbf{remove } l' \ \textbf{from } A; \\ \textbf{end} \\ \hline \textbf{Allocate } l, \ \textbf{add } l \ \textbf{to } A; \\ \textbf{and} \end{array}
```

```
end
```

• Generated code only $\approx 10\%$ slower



Compilers: GCC

• Instruction scheduling, register allocation, instruction scheduling



Compilers: GCC

- Instruction scheduling, register allocation, instruction scheduling
- First integrated register allocator (IRA), then local (LRA)



Compilers: GCC

- Instruction scheduling, register allocation, instruction scheduling
- First integrated register allocator (IRA), then local (LRA)
- Like Chaitin-Briggs


Compilers: GCC

- Instruction scheduling, register allocation, instruction scheduling
- First integrated register allocator (IRA), then local (LRA)
- Like Chaitin-Briggs
- Region-based



Compilers: GCC

- Instruction scheduling, register allocation, instruction scheduling
- First integrated register allocator (IRA), then local (LRA)
- Like Chaitin-Briggs
- Region-based
- Region choice based on register pressure



• Since LLVM 3.0, basic and greedy (and PBQP) allocator



- Since LLVM 3.0, basic and greedy (and PBQP) allocator
- Chaitin-Briggs assumes constant live ranges, machine code cannot change while running



- Since LLVM 3.0, basic and greedy (and PBQP) allocator
- Chaitin-Briggs assumes constant live ranges, machine code cannot change while running
- Based on linear-scan



- Since LLVM 3.0, basic and greedy (and PBQP) allocator
- Chaitin-Briggs assumes constant live ranges, machine code cannot change while running
- Based on linear-scan
- Priority queue with spill weights

- Since LLVM 3.0, basic and greedy (and PBQP) allocator
- Chaitin-Briggs assumes constant live ranges, machine code cannot change while running
- Based on linear-scan
- Priority queue with spill weights
- Live range splitting



- Since LLVM 3.0, basic and greedy (and PBQP) allocator
- Chaitin-Briggs assumes constant live ranges, machine code cannot change while running
- Based on linear-scan
- Priority queue with spill weights
- Live range splitting
- Accomodates architecture-specific preferences Thumb-2: 16-bit encoding when using r0-r7



Compilers: ARM Compiler

• Commercial, closed-source until 5.x



Compilers: ARM Compiler

- Commercial, closed-source until 5.x
- Based on LLVM/Clang since 6.0 (2014)



Compilers: ARM Compiler

- Commercial, closed-source until 5.x
- Based on LLVM/Clang since 6.0 (2014)
- Use 5.06 (June 2016) for comparison



• 16 32-bit registers, 3 taken for pc, sp, (lr)



- 16 32-bit registers, 3 taken for pc, sp, (lr)
- Most arithmetic instructions 1 cycle eor r2, r0, r1, ror #24



- 16 32-bit registers, 3 taken for pc, sp, (lr)
- Most arithmetic instructions 1 cycle eor r2, r0, r1, ror #24
- Simple store to memory 1 cycle



- 16 32-bit registers, 3 taken for pc, sp, (lr)
- Most arithmetic instructions 1 cycle eor r2, r0, r1, ror #24
- Simple store to memory 1 cycle
- Loads from memory ≥ 2 cycles

- 16 32-bit registers, 3 taken for pc, sp, (lr)
- Most arithmetic instructions 1 cycle eor r2, r0, r1, ror #24
- Simple store to memory 1 cycle
- Loads from memory \geq 2 cycles
- 3-stage pipeline



- 16 32-bit registers, 3 taken for pc, sp, (lr)
- Most arithmetic instructions 1 cycle eor r2, r0, r1, ror #24
- Simple store to memory 1 cycle
- Loads from memory ≥ 2 cycles
- 3-stage pipeline
- n loads can be pipelined to take n + 1 cycles



• Table-based, bitsliced, and masked bitsliced



- Table-based, bitsliced, and masked bitsliced
- Bitsliced S-box 113 gates [BP10], in SSA



- Table-based, bitsliced, and masked bitsliced
- Bitsliced S-box 113 gates [BP10], in SSA



- Table-based, bitsliced, and masked bitsliced
- Bitsliced S-box 113 gates [BP10], in SSA

y14 =	U3	+	U5	y11 = y20 + y9	t11 = t10 + t7
y13 =	UO	+	U6	y7 = U7 + y11	$t12 = y9 \times y11$
y9 =	UO	+	U3	y17 = y10 + y11	t13 = y14 x y17
y8 =	UO	+	U5	y19 = y10 + y8	t14 = t13 + t12
t0 =	U1	+	U2	y16 = t0 + y11	$t15 = y8 \times y10$
y1 =	t0	+	U7	y21 = y13 + y16	t16 = t15 + t12
y4 =	y1	+	U3	y18 = U0 + y16	t17 = t4 + y20
y12 =	y13	+	y14	$t2 = y12 \times y15$	t18 = t6 + t16
y2 =	y1	+	UO	t3 = y3 x y6	t19 = t9 + t14
y5 =	y1	+	U6	t4 = t3 + t2	t20 = t11 + t16
y3 =	y5	+	y8	t5 = y4 x U7	t21 = t17 + t14
t1 =	U4	+	y12	t6 = t5 + t2	t22 = t18 + y19
y15 =	t1	+	U5	t7 = y13 x y16	t23 = t19 + y21
y20 =	t1	+	U1	t8 = y5 x y1	t24 = t20 + y18
y6 =	y15	+	U7	t9 = t8 + t7	t25 = t21 + t22
y10 =	y15	+	t0	$t10 = y2 \times y7$	()



• Compilers aim to produce fast binaries on average



- Compilers aim to produce fast binaries on average
- Compilers aim to run reasonably fast on large code bases



- Compilers aim to produce fast binaries on average
- Compilers aim to run reasonably fast on large code bases
- Compilers only do one attempt



- Compilers aim to produce fast binaries on average
- Compilers aim to run reasonably fast on large code bases
- Compilers only do one attempt
- Compilers are complicated



- Compilers aim to produce fast binaries on average
- Compilers aim to run reasonably fast on large code bases
- Compilers only do one attempt
- Compilers are complicated
- (Also, qhasm, but requires manual spill code generation)



• Focus only on ARM's three-operand instructions



- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'



- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'
- Nondeterministic due to hash randomization



- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'
- Nondeterministic due to hash randomization
- First reschedule, decrease the length of live ranges
 - Push down based on left-hand side
 - Push up based on right-hand side

- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'
- Nondeterministic due to hash randomization
- First reschedule, decrease the length of live ranges
 - Push down based on left-hand side
 - Push up based on right-hand side
- Then allocate greedily, keep output in registers



- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'
- Nondeterministic due to hash randomization
- First reschedule, decrease the length of live ranges
 - Push down based on left-hand side
 - Push up based on right-hand side
- Then allocate greedily, keep output in registers
- If registers are full
 - Free register with expired variable
 - Otherwise, free register with longest distance until reuse



- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'
- Nondeterministic due to hash randomization
- First reschedule, decrease the length of live ranges
 - Push down based on left-hand side
 - Push up based on right-hand side
- Then allocate greedily, keep output in registers
- If registers are full
 - Free register with expired variable
 - Otherwise, free register with longest distance until reuse
- Detect direct recomputation, can be cheaper than loading from memory



- Focus only on ARM's three-operand instructions
- Multiple strategies implemented, designed to 'play round'
- Nondeterministic due to hash randomization
- First reschedule, decrease the length of live ranges
 - Push down based on left-hand side
 - Push up based on right-hand side
- Then allocate greedily, keep output in registers
- If registers are full
 - Free register with expired variable
 - Otherwise, free register with longest distance until reuse
- Detect direct recomputation, can be cheaper than loading from memory
- Source code in public domain:

https://github.com/Ko-/aes-armcortexm





Results

• Used in fastest AES implementations for Cortex-M3/M4 [SS16]



Results

- Used in fastest AES implementations for Cortex-M3/M4 [SS16]
- Results for 113-instruction S-box

Compilers	GCC	Clang	ARM Compiler	Our tool
Loads	46	32	50	16
Stores	27	27	32	16


- Used in fastest AES implementations for Cortex-M3/M4 [SS16]
- Results for 113-instruction S-box

Compilers	GCC	Clang	ARM Compiler	Our tool	
Loads	46	32	50	16	
Stores	27	27	32	16	

• Most recent compiler versions, 'best' flags



- Used in fastest AES implementations for Cortex-M3/M4 [SS16] ٠
- Results for 113-instruction S-box •

Compilers	GCC	Clang	ARM Compiler	Our tool	
Loads	46	32	50	16	
Stores	27	27	32	16	

- Most recent compiler versions, 'best' flags
- Other compilers also insert arithmetic and move instructions ٠



- Used in fastest AES implementations for Cortex-M3/M4 [SS16]
- Results for 113-instruction S-box

Compilers	GCC	Clang	ARM Compiler	Our tool	
Loads	46	32	50	16	
Stores	27	27	32	16	

- Most recent compiler versions, 'best' flags
- Other compilers also insert arithmetic and move instructions
- Results for 454-instruction masked S-box

Compilers	GCC	Clang	ARM Compiler	Our tool
Loads	330	185	332	135
Stores	126	145	132	99



- Used in fastest AES implementations for Cortex-M3/M4 [SS16]
- Results for 113-instruction S-box

Compilers	GCC	Clang	ARM Compiler	Our tool	
Loads	46	32	50	16	
Stores	27	27	32	16	

- Most recent compiler versions, 'best' flags
- Other compilers also insert arithmetic and move instructions
- Results for 454-instruction masked S-box

Compilers	GCC	Clang	ARM Compiler	Our tool	
Loads	330	185	332	135	
Stores	126	145	132	99	

• (Excluding 32 loads for randomness)



Algorithm	Speed (cycles)		ROM (bytes)		RAM (bytes)	
Algorithm	M3	M4	Code	Data	I/0	Stack
AES-128-CTR	546.3	554.4	2192	1024	192	72
					+2m	
Bitsliced	1616.6	1617.6	12120	12	368	108
AES-128-CTR					+2m	
Masked bitsliced	N/A	7422.6	39916	12	368	1588
AES-128-CTR					+2m	
AES-128 KS	289.8	294.8	902	1024	176	32
Bitsliced	1027.8	1033.8	3434	1036	368	188
AES-128 KS						
Masked bitsliced	1027.8	1033.8	3434	1036	368	188
AES-128 KS						

More on full AES in [SS16]



Thanks...

... for your attention!

Paper and code at https://ko.stoffelen.nl/





References I

Joan Boyar and René Peralta.

A new combinational logic minimization technique with applications to cryptology. In Paola Festa, editor, *Experimental Algorithms*, volume 6049 of *LNCS*, pages 178–189. Springer, 2010.

http://eprint.iacr.org/2009/191/.



Gregory J. Chaitin, Marc A. Auslander, Ashok K. Chandra, John Cocke, Martin E. Hopkins, and Peter W. Markstein. Register allocation via coloring. *Computer Languages*, 6(1):47 – 57, 1981.



G. J. Chaitin.

Register allocation & spilling via graph coloring.

In Proceedings of the 1982 SIGPLAN Symposium on Compiler Construction, SIGPLAN '82, pages 98-105. ACM, 1982.



Massimiliano Poletto and Vivek Sarkar.

Linear scan register allocation.

ACM Trans. Program. Lang. Syst., 21(5):895-913, September 1999.



References II

Peter Schwabe and Ko Stoffelen. All the AES you need on Cortex-M3 and M4. In Selected Areas in Cryptography – SAC 2016, LNCS. Springer, 2016. https://eprint.iacr.org/2016/714/.

